Treffer: An Equivalence Checking Framework for Agile Hardware Design

Title:
An Equivalence Checking Framework for Agile Hardware Design
Source:
Computer Science Faculty Publications and Presentations
Publisher Information:
PDXScholar
Publication Year:
2023
Collection:
Portland State University: PDXScholar
Document Type:
Fachzeitschrift text
File Description:
application/pdf
Language:
unknown
DOI:
10.1145/3566097.3567843
Rights:
© 2023 Copyright held by the owner/author(s). This work is licensed under a Creative Commons Attribution 4.0 International License .
Accession Number:
edsbas.8680962B
Database:
BASE

Weitere Informationen

Agile hardware design enables designers to produce new design iterations efficiently. Equivalence checking is critical in ensuring that a new design iteration conforms to its specification. In this paper, we introduce an equivalence checking framework for hardware designs represented in HalideIR. HalideIR is a popular intermediate representation in software domains such as deep learning and image processing, and it is increasingly utilized in agile hardware design.We have developed a fully automatic equivalence checking workflow seamlessly integrated with HalideIR and several optimizations that leverage the incremental nature of agile hardware design to scale equivalence checking. Evaluations of two deep learning accelerator designs show our automatic equivalence checking framework scales to hardware designs of practical sizes and detects inconsistencies that manually crafted tests have missed.