Treffer 1 - 20
von 1.036
- 1
- 2
Seite in der Trefferliste auswählen
Dieses Ergebnis kann Gästen nicht angezeigt werden.
Login für vollen Zugriff.
Survey on Redundancy Based-Fault tolerance methods for Processors and Hardware accelerators - Trends in Quantum Computing, Heterogeneous Systems and Reliability.
Venkatesha, Shashikiran ; Parthasarathi, Ranjani
ACM Computing Surveys. Nov2024, Vol. 56 Issue 11, p1-76. 76p.
STAP: An Architecture and Design Tool for Automata Processing on Memristor TCAMs.
CARDOSO DE LIMA, JOÃO PAULO ; BRANDALERO, MARCELO ; HÜBNER, MICHAEL ; et al.
ACM Journal on Emerging Technologies in Computing Systems; Dec2021, Vol. 18 Issue 2, p1-22, 22p
Programming FPGAs for economics: An introduction to electrical engineering economics.
Cheela, Bhagath ; DeHon, André ; Fernández‐Villaverde, Jesús ; et al.
Quantitative Economics. Jan2025, Vol. 16 Issue 1, p49-87. 39p.
Towards high scalability and fine-grained parallelism on distributed HPC platforms.
de Haro ruiz, Juan Miguel ; Álvarez Martínez, Carlos ; Jiménez-González, Daniel ; et al.
ACM Transactions on Architecture & Code Optimization; Dec2025, Vol. 22 Issue 4, p1-22, 22p
A GPU-CUDA Numerical Algorithm for Solving a Biological Model.
De Luca, Pasquale ; Fiorillo, Giuseppe ; Marcellino, Livia
AppliedMath; Dec2025, Vol. 5 Issue 4, p178, 24p
A neuromorphic processor with on-chip learning for beyond-CMOS device integration.
Greatorex, Hugh ; Richter, Ole ; Mastella, Michele ; et al.
Nature Communications; 7/11/2025, Vol. 16 Issue 1, p1-14, 14p
Experimental Investigation of 4-kb RRAM Arrays Programming Conditions Suitable for TCAM.
Grossi, Alessandro ; Vianello, Elisa ; Zambelli, Cristian ; et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Dec2018, Vol. 26 Issue 12, p2599-2607, 9p
DCMA: Accelerating Parallel DMA Transfers with a Multi-Port Direct Cached Memory Access in a Massive-Parallel Vector Processor.
THIEU, GIA BAO ; GESPER, SVEN ; PAYÁ-VAYÁ, GUILLERMO
ACM Transactions on Architecture & Code Optimization; Jun2025, Vol. 22 Issue 2, p1-25, 25p
Associative Graph Processor and Its Properties.
Nepomniaschaya, A. ; Kokosinski, Z.
2004 International Conference on Parallel Computing in Electrical Engineering; 2004, p297-302, 6p
Unraveling the dynamics of seizure-like activity in neuronal networks using machine learning.
Mufti, Shatha J. ; Verma, Shourya ; Martinez, Jhon ; et al.
Journal of Neurophysiology; Dec2025, Vol. 134 Issue 6, p1-25, 25p
Astrocyte-Mediated Plasticity: Multi-Scale Mechanisms Linking Synaptic Dynamics to Learning and Memory.
Yamamoto, Masaya ; Takano, Tetsuya
Cells (2073-4409); Dec2025, Vol. 14 Issue 24, p1936, 25p
Technique for Transforming Discrete Optimization Problems into QUBO Form.
Semenov, A. M. ; Usmanov, S. R. ; Fedorov, A. K.
Problems of Information Transmission; Sep2025, Vol. 61 Issue 2, p110-142, 33p
Neural networks with quantum states of light.
Labay-Mora, Adrià ; García-Beni, Jorge ; Giorgi, Gian Luca ; et al.
Philosophical Transactions of the Royal Society A: Mathematical, Physical & Engineering Sciences; 12/30/2024, Vol. 382 Issue 2287, p1-24, 24p
HDRLPIM: A Simulator for Hyper-Dimensional Reinforcement Learning Based on Processing In-Memory.
Rakka, Mariam ; Amer, Walaa ; Chen, Hanning ; et al.
ACM Journal on Emerging Technologies in Computing Systems; Oct2024, Vol. 20 Issue 4, p1-17, 17p
Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors.
Dai, Jianwei ; Guan, Menglong ; Wang, Lei
IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Feb2014, Vol. 22 Issue 2, p396-407, 12p
Synchronous Deterministic Parallel Programming for Multi-Cores with ForeC.
YIP, EUGENE ; GIRAULT, ALAIN ; ROOP, PARTHA S. ; et al.
ACM Transactions on Programming Languages & Systems. Jun2023, Vol. 45 Issue 2, p1-74. 74p.
Area time trade-offs in micro-grain VLSI array architectures.
Singh Bajwa, R. ; Owens, R.M. ; Irwin, M.J.
IEEE Transactions on Computers; 1994, Vol. 43 Issue 10, p1121-1128, 8p
Matrix multiplication on LUCAS.
Ohlsson, Lennart ; Svensson, Bertil
1983 IEEE 6th Symposium on Computer Arithmetic (ARITH); 1/ 1/1983, p116-122, 7p
Energy Efficient In-Memory Hyperdimensional Encoding for Spatio-Temporal Signal Processing.
Karunaratne, Geethan ; Le Gallo, Manuel ; Hersche, Michael ; et al.
IEEE Transactions on Circuits & Systems. Part II: Express Briefs; May2021, Vol. 68 Issue 5, p1725-1729, 5p
- 1
- 2